I simply lack the technical knowledge involved in this PCMO based memory to know but I find it is hard to think that the fabricators of PL5 chips have not been "researching" 20nm, (Pl6), on the wafers being used for PL5?
A question for those with the "knowledge"; is this likely what has been happening during the PL5 fabriction process?
Add to My Watchlist
What is My Watchlist?
 (20min delay)
|
|||||
|
Last
2.7¢ |
Change
-0.036(57.1%) |
Mkt cap ! $55.64M | |||
| Open | High | Low | Value | Volume |
| 2.1¢ | 2.8¢ | 1.9¢ | $2.119M | 86.05M |
Buyers (Bids)
| No. | Vol. | Price($) |
|---|---|---|
| 15 | 2876226 | 2.6¢ |
Sellers (Offers)
| Price($) | Vol. | No. |
|---|---|---|
| 2.7¢ | 323491 | 2 |
View Market Depth
| Last trade - 16.10pm 16/06/2025 (20 minute delay) ? |
| 4DS (ASX) Chart |