WBT 3.40% $1.99 weebit nano ltd

I found this one in French last night. Threw it into...

  1. 781 Posts.
    lightbulb Created with Sketch. 530
    I found this one in French last night. Threw it into translate.

    https://vipress.net/grenoble-sillustre-en-implementation-sur-silicium-de-puces-memoire-reram/

    GRENOBLE IS ILLUSTRATED IN SILICON IMPLEMENTATION OF RERAM MEMORY CHIPS
    Posted by Pascal Coutance | 27 Feb 2023 | AUTOMOTIVE, COMPONENT, CONSUMER, INDUSTRIAL, TECHNO

    Based in Meylan, Asic design specialist IC'Alps has successfully implemented a functional demo chip on silicon for Weebit Nano, an Israeli company specializing in ReRam memories and whose French subsidiary is located in Grenoble.

    Specialist in the design and production of Asic, the company IC'Alps, based in Meylan, near Grenoble, announces that it has successfully implemented the implementation on silicon of a fully functional demonstration chip for Weebit Nano, a company Israeli company specializing in ReRam memories (Resistive Ram) and whose French subsidiary is also located in Grenoble.

    Meeting Weebit Nano's requirements in terms of speed, power and size, this demo chip will be an essential catalyst for customers wishing to adopt the company's ReRam memory for the development of their SoC for industrial, automotive applications. or general public.

    “We are very satisfied with the work of IC’Alps on this demonstration chip in the 130nm SkyWater process, rejoices Ilan Sever, vice-president in charge of R&D at Weebit Nano. The IC'Alps team is highly skilled in all aspects of a physical implementation, from RTL-to-GDS implementation to production release, and met deadlines and quality targets for this fully functional chip”

    In addition to a Weebit Nano ReRam IP block designed for the 130 nm process of the American founder SkyWater, the chip in question integrates a RISC-V microcontroller, system interfaces, memories and peripherals. Weebit Nano's ReRam embedded module includes a 256 kbit network, control logic, decoders, I/O and ECC (Error Correcting Code).

    "IC'Alps carried out the physical implementation of the demonstration chip based on an RTL code from Weebit Nano embedding its non-volatile memory block, which required the adaptation of a design kit oriented analog design for a digital flow", specifies Lucille Engels, Chief Operating Officer at IC'Alps.

    The result of a fruitful collaboration between two companies present in the Grenoble microelectronics ecosystem, this chip, which will be used by the first users of Weebit ReRam for integration purposes, contributes to the influence of the semiconductor expertise of the Grenoble region and France. The two companies will also exhibit this know-how at the Embedded World exhibition to be held in Nuremberg from March 14 to 16.
 
watchlist Created with Sketch. Add WBT (ASX) to my watchlist
arrow-down-2 Created with Sketch. arrow-down-2 Created with Sketch.